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ABSTRACT
This project dealt with the design of a
4-bit PMOS parallel comparator analog-to-digital
converter. Using a predesigned comparator circuit,
the rest of the logic was completed. Circuit
analysis was performed using SPICE simulation.
Circuit layout was done using integrated Circuit
Editor (ICE). The PMOS process consists of four
masking levels; diffusion, thin oxide, contact
cuts, and metal.
INTRODUCTION
There are various circuits to accomplish A/D conversion,
some of which are parallel-COmParat0r~ successIve_aPProxImatIon,
digital ramp, and Integrating A/D converters. The parallel or
flash converter was chosen for this project since it is the
simplest and fastest of all of the other types. The disadvantage
of this type of converter Is the complexity of the hardware.
Since the number of comparators needed Is 2EN - 1, where N is
the desired number of bits, the number of comparators doubles
for each added bit.tI)
FIgure 1 shows the basic architecture of a 4-bit parallel
A/D converter. The number of comparators and reference levels
needed is 15 and 16 , respectively. The analog signal voltage,
Va, Is fed one input of each of the comparators simultaneously.
The other input Is connected to a reference voltage, Vref. The
voltage reference is tiered down Into equal steps through the
resistor ladder. The output of the voltage comparators will be
low for all those whose Vref is greater than Va, and high for
those which Is smaller than Vat2). Figure 2 shows the output
states of the voltage comparator.
The segment detection logic circuit, refer to FIgure 1, is
used to simplify the design of the encoder. it consists of
fourteen 2-Input NOR gates where one input is the output of one
of the comparators, and the other is the inverted output of the
comparator below It. The logic symbol, Boolean expression, truth
table, and circuit design are shown In Figure 3.
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Figure 1. Basic Architecture of a 4—Bit AID Converter
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THE advantage of the segment detection logic is that only one
segment output will be high at a time since the output of the
NOR gate is high only when both inputs are low. This In turn
will make the design of the encoder easier.11]
The encoder design consists of eight NOR gates where four
of them have four inputs and the rest have three inputs. The
outputs of each two adjacent 4-input and 3-inpt NORs are fed
into another NOR gate whose output correspond to a certain bit.
The digital output generated by the encoder corresponds to the
highest comparator activated by the input voltage times the size
of the voltage reference step. The Input of each of the eight
NOR gates is taken in the following manner : A binary code is
assigned to the output of the segment detection logic from
(0001 - 1110) where the left most number corresponds to MSB and
the right most to LSB. If LSB is equal to 0, then the output is
fed to the first and second NOR gates of the encoder, while if
the MSB is equal to 0 then the output is fed to the seventh and
eighth NOR gates.
Figure 3. Logic symbol, Boolean expression, and Truth
table of a NOR gate
EXPER I MENT
SPICE simulation was used to analyze the subcompoflentS of
the AID converter circuit. These include the comparator circuit
and the NOR gates. The transistor model used in these simulations
Is the following:
—vcc
VI
- Vcc
Q= A+ B
ABQ
001
010
100
110
Substrate doping
Oxide thickness
Channel Length Modulation
Surface Mobility
Junction Depth
Surface State Density
Source and Drain Resistance
Gate to Source Capacitance
Gate to Drain Capacitance
Gate to Substrate Capacitance
Junction Capacitance
= 1.2e15 ICC
= 700 Angstroms
= 0.02 /V
= 200 sq—cm/V—S
= 2 Microns
= BEll /sq-cm
= 100 OHMS
= 3.45 nF
= 3.45 nF
= 1.38 nF
= 98.6 uF
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The circuit layout was performed using the Integrated Circuit
Editor (ICE).
RESULTS/D I SCUSS ION
The PMOS circuit used In the comparator Is basically a
differential amplifier with the Inverting input tied to the
analog input. The differential amplifier Is designed to use
two Inverters with the source of their drivers coupled and
driven by a current source, as shown in Figure 4. The ratio
of the pull-up to pull-down of the Inverters is 400:1 for
optimum gain. The current source was designed to supply
9.06 mlcroamps and has an output impedance of 86 Kohms.
SPICE simulation shows that the comparator circuit works
for reference voltages from 0 to -10 volts and will convert
an analog signal Into a digital output with a resolution of
0.16 volts. The simulation of the NOR gates shows that the
gates have a rise time of 24 nanoseconds. The ratio of the
pull-up to the pull-down of the NOR used was 16:1. Figure 5
shows the schematic of a NOR gate with one Inverted Input.
The final chip design covers an area of 4700x3200 microns
and the circuit uses 225 transistors.
CONCLUSION
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Figure 4. Voltage Comparator Circuit
A PMOS A/D converter was
10 microns design rules. This
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Figure 5. Schematic Representation of the 2—input NOR
gate with one inverted input
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